Details | Last modification | View Log | RSS feed
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 14 | pmbaty | 1 | #ifndef PROC |
| 2 | #define PROC(ENUM, NAME, DEFAULT_MARCH) |
||
| 3 | #endif |
||
| 4 | |||
| 5 | PROC(INVALID, {"invalid"}, {""}) |
||
| 6 | PROC(GENERIC_RV32, {"generic-rv32"}, {"rv32i2p0"}) |
||
| 7 | PROC(GENERIC_RV64, {"generic-rv64"}, {"rv64i2p0"}) |
||
| 8 | PROC(ROCKET_RV32, {"rocket-rv32"}, {"rv32i2p0"}) |
||
| 9 | PROC(ROCKET_RV64, {"rocket-rv64"}, {"rv64i2p0"}) |
||
| 10 | PROC(SIFIVE_E20, {"sifive-e20"}, {"rv32i2p0_m2p0_c2p0"}) |
||
| 11 | PROC(SIFIVE_E21, {"sifive-e21"}, {"rv32i2p0_m2p0_a2p0_c2p0"}) |
||
| 12 | PROC(SIFIVE_E24, {"sifive-e24"}, {"rv32i2p0_m2p0_a2p0_f2p0_c2p0"}) |
||
| 13 | PROC(SIFIVE_E31, {"sifive-e31"}, {"rv32i2p0_m2p0_a2p0_c2p0"}) |
||
| 14 | PROC(SIFIVE_E34, {"sifive-e34"}, {"rv32i2p0_m2p0_a2p0_f2p0_c2p0"}) |
||
| 15 | PROC(SIFIVE_E76, {"sifive-e76"}, {"rv32i2p0_m2p0_a2p0_f2p0_c2p0"}) |
||
| 16 | PROC(SIFIVE_S21, {"sifive-s21"}, {"rv64i2p0_m2p0_a2p0_c2p0"}) |
||
| 17 | PROC(SIFIVE_S51, {"sifive-s51"}, {"rv64i2p0_m2p0_a2p0_c2p0"}) |
||
| 18 | PROC(SIFIVE_S54, {"sifive-s54"}, {"rv64i2p0_m2p0_a2p0_f2p0_d2p0_c2p0"}) |
||
| 19 | PROC(SIFIVE_S76, {"sifive-s76"}, {"rv64i2p0_m2p0_a2p0_f2p0_d2p0_c2p0"}) |
||
| 20 | PROC(SIFIVE_U54, {"sifive-u54"}, {"rv64i2p0_m2p0_a2p0_f2p0_d2p0_c2p0"}) |
||
| 21 | PROC(SIFIVE_U74, {"sifive-u74"}, {"rv64i2p0_m2p0_a2p0_f2p0_d2p0_c2p0"}) |
||
| 22 | PROC(SYNTACORE_SCR1_BASE, {"syntacore-scr1-base"}, {"rv32i2p0_c2p0"}) |
||
| 23 | PROC(SYNTACORE_SCR1_MAX, {"syntacore-scr1-max"}, {"rv32i2p0_m2p0_c2p0"}) |
||
| 24 | |||
| 25 | #undef PROC |
||
| 26 | |||
| 27 | #ifndef TUNE_PROC |
||
| 28 | #define TUNE_PROC(ENUM, NAME) |
||
| 29 | #endif |
||
| 30 | |||
| 31 | TUNE_PROC(GENERIC, "generic") |
||
| 32 | TUNE_PROC(ROCKET, "rocket") |
||
| 33 | TUNE_PROC(SIFIVE_7, "sifive-7-series") |
||
| 34 | |||
| 35 | #undef TUNE_PROC |